



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



Publication number:

**0 671 769 A2**

(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: **95103519.5**

(51) Int. Cl.<sup>6</sup>: **H01L 29/78**

(22) Date of filing: **10.03.95**

(30) Priority: **10.03.94 JP 39874/94**

(43) Date of publication of application:  
**13.09.95 Bulletin 95/37**

(84) Designated Contracting States:  
**DE FR IT**

(71) Applicant: **NIPPONDENSO CO., LTD.**  
**1-1, Showa-cho**  
**Kariya-city**  
**Aichi-pref., 448 (JP)**

(72) Inventor: **Okabe, Naoto**  
**14-3 Aza Shinyashiki,**

**Oaza Morioka,**  
**Higashiura-cho**  
**Chita-gun,**  
**Aichi (JP)**  
Inventor: **Kato, Naoto**  
**62-5, Ushiroda,**  
**Tsuiji-cho**  
**Kariya-shi,**  
**Aichi (JP)**


(74) Representative: **KUHNEN, WACKER & PARTNER**  
**Alois-Steinecker-Strasse 22**  
**D-85354 Freising (DE)**

(54) **Insulated gate field effect transistor.**

(57) An insulated gate field effect transistor comprising a semiconductor substrate having one side on which a cell area is composed of a plurality of first wells of a first conductivity type, each of the first wells containing a source region of a second conductivity type, a channel region is defined in the surface portion of the semiconductor substrate adjoining to the source region, a gate electrode is formed, via a gate insulating film, at least over the channel region, a source electrode is in common contact with the respective source regions of the plurality of first wells; the semiconductor substrate having the other side on which a drain electrode is provided; and a current flowing between the source electrode and the drain electrode through the channel being controlled by a voltage applied to the gate electrode; wherein: a guard ring area is disposed on the one side of the semiconductor substrate so as to surround the cell area; and the source electrode has an extension connected to a second well of a second conductivity type formed in the one side between the cell area and the guard ring area to provide a by-pass such that, when a current concentration occurs within the guard ring area, the concentrated current is conducted directly to the source electrode in the cell area through the by-pass, thereby preventing the concentrated current

from causing a forward biasing between the first wells and the source region.

Fig.1



## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The present invention relates to an insulated gate field effect transistor advantageously applicable as a high proof voltage and high current power switching element such as an inverter for starting a motor, a power supply, an igniter, etc.

### 2. Description of the Related Art

An insulated gate field effect transistor has a MOS structure and is driven by voltage, so that it operates using a lower power than a bipolar transistor and does not easily cause thermal runaway. It includes a power MOSFET (DMOS), which is a unipolar device, and an IGBT, which is a bipolar device. The IGBT has a structure similar to that of the power MOSFET, except that the former has a pn junction in a drain region to cause conductivity modulation in the high resistivity drain layer during operation thereby simultaneously providing both a high proof voltage and a low ON-resistance that are not attainable by a power MOSFET.

For example, Fig. 1 is a sectional view showing part of an IGBT having a cell area surrounded by a guard ring area for ensuring a high proof voltage. This structure is fabricated by the following process.

A semiconductor substrate consists of a p<sup>+</sup> layer 1 (first semiconductor layer). A high resistivity n<sup>-</sup> layer 2 (second semiconductor layer) is formed on the p<sup>+</sup> layer 1 by chemical vapor deposition process. Then, p layers 3, 4, and 5 (third, fourth, and fifth semiconductor layers) are simultaneously formed to a depth of 3 to 6  $\mu\text{m}$  by selective diffusion. p layer 9 and n<sup>+</sup> layer 6 (fourth semiconductor layer) are then formed by selective diffusion. This process includes oxidization of the surface of the n<sup>-</sup> layer 2 to form a gate oxide or insulating film 7, on which a gate electrode 8 is then formed and utilized as a mask in a DSA process to form the p layer 9 and the n<sup>+</sup> layer (source region) 6 in a self-aligned manner to provide a channel. Thereafter, an interlaminar insulating layer 10 is formed and then, to provide ohmic contacts to the p layer 3, the n<sup>+</sup> layer 6, and the p layer 4, contact holes are opened through the upper oxide layer. A several  $\mu\text{m}$  thick aluminum layer is then deposited and selectively etched to form a source electrode 11, a gate electrode lead line 15, and a source electrode lead line 11a. On the reverse side of the p<sup>+</sup> layer 1, a metal layer is deposited to provide a drain electrode 12.

Fig. 2 is a plan view of a device having the cross-sectional structure shown in Fig. 1. In Fig. 2, the source electrodes 11 are shown as grooved

stripes 22 which, together with p wells consisting of the p regions 3 and 9 (hereinafter collectively referred to as "p well 3/9" or "p region 3/9"), are repeated at a selected interval to compose a cell area A, such that the cell area A has the source electrodes 11 on the top surface. The cell area A has the periphery surrounded by the p region 4, on which the source electrode lead line 11a, the gate electrode lead line 15, a source electrode pad 30, and a gate electrode pad 31 are formed. As shown in Fig. 1, the source electrode lead line 11a and the gate electrode lead line 15 have respective contact holes 21 and 25 extending through insulating layers. The source electrode lead line 11a fixes the potential over the whole device and ensures uniform potential upon operation.

One or more guard rings 5 surround the p region 4 with a selected space therebetween. The guard rings 5 compose a guard ring area surrounded by a channel stopper region 13 to suppress propagation of, and avoid influence by, any depletion layer occurring when the substrate periphery is subjected to a high voltage. An equipotential ring 16 imparts a uniform potential to the channel stopper region 13 entirely.

In the above construction, when a voltage is applied to the gate electrode 8, a channel is formed to provide a current path between the drain electrode 12 and the source electrode 11.

In contrast to this normal operation, a surge voltage greater than the normal operating voltage is occasionally applied across the drain electrode 12 and the source electrode 11. Under such a condition, the pn junction composed of the p well 3/9 and the n<sup>-</sup> layer 2 is reverse-biased, so that a depletion layer propagates in the high resistivity n<sup>-</sup> layer 2. In the area A of Fig. 2, the depletion layer propagates to the neighboring p wells 3/9 and the intervening n<sup>-</sup> layer 2 to cause mutual overlap thereby relaxing the working electric field. A maximum electric field  $E_A$  thus occurs at the pn junction at the bottom of the p well 3/9.

On the other hand, the p layer 4 is located outside of the periphery of the p well 3/9. In the area B extending from the outer end of the p layer 4 to the free end of the n<sup>-</sup> layer 2, the above relaxation of the electric field does not occur, so that a maximum electric field  $E_B$  occurs along the periphery of the p layer 4 or in the vicinity thereof at the surface of the n<sup>-</sup> layer 2.

It is generally true that  $E_A > E_B$ . To improve the proof voltage of the area B, or of the device, by decreasing the  $E_B$  value close to the  $E_A$  value, the guard rings 5 are repeatedly arranged to decrease the maximum field  $E_B$  of the area B.

When a surge voltage is applied to the drain electrode 12, the electric field  $E_G$  in the guard ring area is raised, so that a large number of electron-

hole pairs are generated in the area outside of the outermost guard ring of the guard ring area due to impact ionization. Under this condition, the electric field  $E_G$  in the guard ring area is greater in a curved portion of the guard ring area than in a linear portion, when seen on a plan view. Among the generated carriers, the holes flow out to the source electrode 11 or the source electrode lead line 11a and the electrons flow to the  $p^+$  layer or substrate 1, into which other holes are newly introduced. This phenomenon includes occurrence of currents flowing along the paths shown by the arrows in Fig. 1. A current along path "a" is conducted through the thin source lead line 11a along the p layer 4 to the source electrode pad 30, which includes a relatively high resistivity to the current, so that the current "a" is less in amount than the current "b" which flows directly to the source electrode 11. This results in greater current concentration in the cell area A near the curved portion of the guard ring area than in the cell area A along the linear portion of the the guard ring.

Consequently, a high current "b" flows through the p layer 9 in the cell area A near the curved portion of the guard ring to cause a voltage reduction leading to a forward-biasing at the pn junction between the  $n^+$  layer 6 and the p layer 9, which activates a parasitic transistor to cause breakdown due to current concentration.

To improve the antibreakdown endurance, the guard ring area must have an improved proof voltage. To provide an improved proof voltage of the guard ring area, the guard rings or diffused regions must be increased in depth and/or number. However, when a diffused region is formed to an increased depth, the obtained diffused region is also increased in width and consequently, the guard ring area occupies an increased area in the device. Moreover, the diffusion regions of the guard ring are usually formed simultaneously with the diffusion regions in the cell area in order to reduce the number of the necessary photolithographic masks, so that an increase in the width of the former is associated with an increase in the width of the latter resulting in a further increase in the area of the device chip. On the other hand, increase in the number of the diffused region of the guard ring area also requires an increased area occupied by the guard ring area, leading to an increase in the chip area.

The same problem occurs in MOSFETs in that, although an n-type semiconductor substrate 1 does not inject the minority carriers (or holes in this case) into a transistor formed therein, an unusually high electric field developed in the guard ring area generates a flow of impact-ionized carriers which forms a large current flowing through the p layer 9 near the curved portion of the guard ring area, and

the resulting voltage reduction causes forward-biasing of the pn junction between the  $n^+$  layer 6 and the p layer 9, which activates a parasitic transistor to cause breakdown due to current concentration.

## SUMMARY OF THE INVENTION

The object of the present invention is to solve the above-mentioned conventional problems, specifically to provide an insulated gate field effect transistor having an improved antibreakdown endurance of devices against an unusually increased electric field intensity in the guard ring area due to a surge voltage, with no increase in the chip area or size.

To achieve the object according to the present invention, there is provided an insulated gate field effect transistor comprising a semiconductor substrate having one side on which a cell area is composed of a plurality of first wells of a first conductivity type, each of the first wells containing a source region of a second conductivity type, a channel region is defined in the surface portion of the semiconductor substrate adjoining to the source region, a gate electrode is formed, via a gate insulating film, at least over the channel region, a source electrode is in common contact with the respective source regions of the plurality of first wells; the semiconductor substrate having the other side on which a drain electrode is provided; and a current flowing between the source electrode and the drain electrode through the channel being controlled by a voltage applied to the gate electrode; wherein:

a guard ring area is disposed on the one side of the semiconductor substrate so as to surround the cell area; and

the source electrode has an extension connected to a second well of a first conductivity type formed in the one side between the cell area and the guard ring area to provide a by-pass such that, when a current concentration occurs within the guard ring area, the concentrated current is conducted directly to the source electrode in the cell area through the by-pass, thereby preventing the concentrated current from causing a forward biasing between the first wells and the source region.

Preferably, the source electrode includes a cell portion connected to the source region in the first well and a pad portion connected to an external lead electrode, and the by-pass includes the extension of the cell portion of the source electrode.

According to the present invention, there is also provided an insulated gate field effect transistor comprising:

a first semiconductor layer;

a second semiconductor layer of a first conductivity type in contact with the first semiconduc-

tor layer;

a third semiconductor layer of a second conductivity type formed in the second semiconductor layer, with a junction between the second semiconductor layer and the third semiconductor layer terminating at a surface of the second semiconductor layer;

a fourth semiconductor layer of the first conductivity type formed in the third semiconductor layer, with a junction between the third semiconductor layer and the fourth semiconductor layer terminating at a surface of the third semiconductor layer;

a gate electrode formed, via a gate insulating film, at least over a channel region provided by a surface of the third semiconductor layer in a portion between the second semiconductor layer and the fourth semiconductor layer;

a source electrode in contact with both the third semiconductor layer and the fourth semiconductor layer;

a drain electrode for supplying a drain current through the first semiconductor layer; and

a plurality of the third semiconductor layers compose a cell area in which the gate electrode is commonly connected to the plurality of the third semiconductor layers; wherein:

a guard ring area is formed between the cell area and a periphery of the second semiconductor layer to provide a band pattern surrounding the cell area; and

the source electrode has an extension connected to a fifth semiconductor layer of the second conductivity type formed between the cell area and the guard ring area to provide a by-pass such that, when a current concentration occurs within the guard ring area, the concentrated current is conducted directly to the source electrode in the cell area through the by-pass, thereby preventing the concentrated current from causing a forward biasing between the first wells and the source region.

Preferably, the source electrode includes a cell portion connected to the source region in the third semiconductor layer and a pad portion connected to an external lead electrode, and the by-pass includes the extension of the cell portion of the source electrode.

According to the present invention, there is also provided an insulated gate field effect transistor comprising:

a first semiconductor layer;

a second semiconductor layer of a first conductivity type in contact with the first semiconductor layer;

a third semiconductor layer of a second conductivity type formed in the second semiconductor layer, with a junction between the second semiconductor layer and the third semiconductor layer ter-

minating at a surface of the second semiconductor layer;

a fourth semiconductor layer of the first conductivity type formed in the third semiconductor layer, with a junction between the third semiconductor layer and the fourth semiconductor layer terminating at a surface of the third semiconductor layer;

a gate electrode formed, via a gate insulating film, at least over a channel region provided by a surface of the third semiconductor layer in a portion between the second semiconductor layer and the fourth semiconductor layer;

a source electrode in contact with both the third semiconductor layer and the fourth semiconductor layer;

a drain electrode for supplying a drain current through the first semiconductor layer; and

a plurality of the third semiconductor layers compose a cell area in which the gate electrode is commonly connected to the plurality of the third semiconductor layers; wherein:

a guard ring area is formed between the cell area and a periphery of the second semiconductor layer to provide a band pattern surrounding the cell area;

a fifth semiconductor layer is formed in a surface of the second semiconductor layer in a portion between the cell area and a curved portion of the guard ring area; and

the source electrode has an extension lying outside the cell area and connected to the fifth semiconductor layer.

The cell area may comprise cells in the form of a stripe or polygon.

The curved portion of the guard ring area may comprise either a smooth curve or one or more angular edges.

In one embodiment, the fifth semiconductor layer is formed outside and surrounding the cell area and both a gate electrode lead line and a source electrode lead line are formed on the fifth semiconductor layer. In another embodiment, either a source electrode lead line or a gate electrode lead line is formed on the fifth semiconductor layer.

Preferably, in the vicinity of the curved portion of the guard ring area, a contact between the gate electrode of the cell area and the gate electrode lead line formed on the fifth semiconductor layer and a contact between the extension of the source electrode and the fifth semiconductor layer are alternately disposed.

Preferably, along the entire periphery of the cell area, a contact between the gate electrode of the cell area and the gate electrode lead line formed on the fifth semiconductor layer and a contact between the extension of the source electrode and the fifth semiconductor layer are al-

ternately disposed.

Preferably, inside the curved portion of the guard ring, between the fifth semiconductor layer and the cell area, a sixth semiconductor layer of the second conductivity type is provided and connected to the source electrode of the cell area.

According to the present invention, there is further provided an insulated gate field effect transistor comprising:

a first semiconductor layer;

a second semiconductor layer of a first conductivity type in contact with the first semiconductor layer;

a third semiconductor layer of a second conductivity type formed in the second semiconductor layer, with a junction between the second semiconductor layer and the third semiconductor layer terminating at a surface of the second semiconductor layer;

a fourth semiconductor layer of the first conductivity type formed in the third semiconductor layer, with a junction between the third semiconductor layer and the fourth semiconductor layer terminating at a surface of the third semiconductor layer;

a gate electrode formed, via a gate insulating film, at least over a channel region provided by a surface of the third semiconductor layer in a portion between the second semiconductor layer and the fourth semiconductor layer;

a source electrode in contact with both the third semiconductor layer and the fourth semiconductor layer;

a drain electrode for supplying a drain current through the first semiconductor layer; and

a plurality of the third semiconductor layers compose a cell area in which the gate electrode is commonly connected to the plurality of the third semiconductor layers; wherein:

a guard ring area is formed between the cell area and a periphery of the second semiconductor layer to provide a band pattern surrounding the cell area; and

a dummy layer composed of the third semiconductor layer in which the fourth semiconductor layer is not formed in the vicinity of a curved portion of the guard ring area.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a conventional insulated gate bipolar transistor (IGBT), in a sectional view; Fig. 2 shows a layout pattern of an entire device chip including the IGBT of Fig. 1, in a plan view; Fig. 3 partially shows a layout pattern of a device chip including an IGBT according to the first embodiment of the present invention, in a plan view;

Fig. 4 shows the IGBT of the first embodiment, in a cross-sectional view along line a-a' of Fig. 3;

Fig. 5 shows the IGBT of the first embodiment, in another cross-sectional view along line b-b' of Fig. 3;

Fig. 6 partially shows a layout pattern of a device chip including an IGBT according to the second embodiment of the present invention, in a plan view;

Fig. 7 shows the IGBT of the second embodiment, in a cross-sectional view along line a-a' of Fig. 6;

Fig. 8 shows the IGBT of the second embodiment, in another cross-sectional view along line b-b' of Fig. 6;

Fig. 9 partially shows a layout pattern of a device chip including an IGBT according to the third embodiment of the present invention, in a plan view;

Fig. 10 shows the IGBT of the third embodiment, in a cross-sectional view along line a-a' of Fig. 9;

Fig. 11 shows the IGBT of the third embodiment, in another cross-sectional view along line b-b' of Fig. 9;

Fig. 12 partially shows a layout pattern of a device chip including an IGBT according to the fourth embodiment of the present invention, in a plan view;

Fig. 13 shows the IGBT of the fourth embodiment, in a cross-sectional view along line a-a' of Fig. 12; and

Fig. 14 shows the IGBT of the fourth embodiment, in another cross-sectional view along line b-b' of Fig. 12.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

According to the first and second aspects of the present invention, when a surge voltage causes a current concentration in the guard ring area, the concentrated current is directly conducted through a by-pass to the source electrode in the cell area to thereby prevent forward-biasing between the well and the source region due to the concentrated current, so that the device has an advantageously improved antibreakdown endurance against an unusually increased electric field intensity in the guard ring area due to the surge voltage.

According to the third aspect of the present invention, the third semiconductor layer in the vicinity of the curved portion of the guard ring area is a dummy layer not containing the fourth semiconductor layer, so that, even when a surge voltage causes a current concentration in the vicinity of the guard ring area, the dummy layer has no pn junction.

tions and does not cause a "latched-up" or interrupted state of the transistor, thereby advantageously providing an improved antibreakdown endurance.

#### Example 1

Figures 3 to 5 show the first embodiment of the present invention. The shown n-channel IGBT has the same chip layout pattern as shown in Fig. 2, except that the corner area C of Fig. 2 is replaced by a different arrangement shown in Fig. 3. The area C represents four corners of the chip layout pattern which have the same arrangement. Figures 4 and 5 show cross sections along lines a-a' and b-b' of Fig. 3, respectively, including the guard ring area. Cross sections will be shown in the same manner in the later Examples. The same symbols denote the corresponding portions of the structure shown in Fig. 1.

The first embodiment of the present invention is different from the conventional structure shown in Figs. 1 and 2 in that, in the corner area C, a source electrode 11 has an extension 11b extending outwardly from the cell area and brought into contact with the p region 4 via a contact hole 23 through an interlaminar insulating layer 10, as can be seen from the plan view pattern of Fig. 3 and the cross section of Fig. 4.

In this arrangement, when an applied surge voltage imparts a plus potential to the drain electrode 12 relative to the source electrode 11, an intense electric field is generated in the vicinity of the corner of the guard ring area and carriers are generated by impact ionization. When the thus-generated carriers flow as a current toward the source electrode 11 of the cell area, the extension 11b of the source electrode 11 extracts the flowing carriers or excess current through the p region 4 to reduce the amount of the current flowing into the cell area. Namely, the extension 11b forms a by-pass which directly conducts the generated current to the source electrode 11 and thereby, prevents the occurrence of a forward biasing between the p well 3/9 and the source region 6 and the resulting "latch-up" of the transistor, to consequently provide an improved antibreakdown endurance.

It should be noted that this embodiment has a plan-view arrangement in which the region 11b forms the by-pass in the curved or corner portions whereas the region 15 forms the gate electrode lead line in the linear portions. Both the corner and linear portions have an outermost source electrode lead line 11a.

Typically, the source electrode 11 may include a cell portion 22 (Fig. 2) connected to the source region 6 in the first or p well 3/9 and a pad portion 30 (Fig. 2) connected to an external lead electrode,

and the by-pass includes the extension 11b of the cell portion 22 (Fig. 2) of the source electrode 11.

#### Example 2

Figures 6 to 8 show the second embodiment of the present invention. Figure 6 shows the corner area C, Figs. 7 and 8 show cross sections along lines a-a' and b-b' of Fig. 6, respectively.

This second embodiment has the same feature as the first embodiment in that, in the corner area C, a source electrode 11 has an extension 11b extending outwardly from the cell area and brought into contact with the p region 4 via a contact hole 23 through an interlaminar insulating layer 10, as can be seen in Fig. 7.

Moreover, the second embodiment also has an additional feature that a contact region 26 in which the extension 11b of the source electrode 11 is in contact with the p region 4 and a contact region 27 in which an extension of the gate electrode 8 is in contact with the gate lead line 15 are alternately disposed, at least along the linear portion of the guard ring area in the vicinity of the curved portion thereof.

The additional feature of the second embodiment provides an additional advantage that the area for extracting the excess current is increased in the unit area of the device to further decrease the current flowing into the cell area and prevent occurrence of the "latch-up", thereby further improving the antibreakdown endurance.

If the alternate contact region pattern of this embodiment entirely surrounds the periphery of the cell area, the carrier extracting extension 11b, which is in contact with the p region 4 through the contact hole 26, also stabilizes the peripheral potential, so that the source lead line 11a is not necessary and the area of the p region 4 can be reduced. It is also advantageous that, when an inversion layer is formed in the channel, the electron current through the channel is protected from a hole current concentration because holes injected from the p<sup>+</sup> layer 1 are also extracted, thereby improving the anti-"latch-up" endurance.

#### Example 3

Figures 9 to 11 show the third embodiment of the present invention. Figure 9 shows the corner area C, and Figs. 10 and 11 show cross sections along lines a-a' and b-b' of Fig. 9, respectively.

The third embodiment has a feature that, in the area D defined by a double-dotted line shown in Fig. 9, in the cell area in the vicinity of the curved portion of the guard ring area shown in Fig. 10, the n<sup>+</sup> source region 6 is not formed in the p well 3/9 so that the p well 3/9 is a dummy layer in the

limited area D.

This feature of the third embodiment has an advantage that, even when a surge voltage generates an intense electric field in the vicinity of the curved portion of the guard ring and a current of carriers generated by impact ionization flows toward the source electrode 11, the absence of the  $n^+$  region 6 ensures the absence of a parasitic transistor structure, so that the antibreakdown endurance is improved by the absence of a parasitic transistor operation.

Namely, according to the third embodiment, the corner area C contains no channel regions and therefore, accepts no injection of an electron current, so that the injected hole amount is also reduced and the area for extracting the excess current is increased, which both synergistically improve the anti-"latch-up" endurance.

The p regions 3/9 of the area D have the same shape and pitch as those of the cell area, so that application of a drain voltage can produce the same propagation manner of the depletion layer, i.e., the same electric field distribution, in both the area D and the cell area to establish uniform potential distribution over the entire chip area. This ensures a uniform junction current without current concentration even under a surge voltage occurring at a large  $dv/dt$  value. The p regions 3/9 may be separately formed in the area D and in the cell area.

#### Example 4

Figures 12 to 13 show the fourth embodiment of the present invention. Figure 12 shows the corner area C and Figs. 13 and 14 show cross sections along lines a-a' and b-b' of Fig. 12, respectively.

The fourth embodiment has a feature that a p region 24 is provided between the cell area and the p region 4 and the extension of the source electrode 11 is in contact with the p region 24 via a contact hole 29 through an insulating layer.

This feature provides an advantage that, when a surge voltage generates an intense electric field in the vicinity of the curved portion of the guard ring and a current of carriers generated by impact ionization flows toward the source electrode 11, the p region 24 extracts carriers through the contact hole 29, thereby prevents the occurrence of current concentration to the cell area in the corner area C, suppresses activation of a parasitic transistor in the cell area, and improves the antibreakdown endurance.

Namely, according to the fourth embodiment, an enlarged area of contact with the p regions provides an advantage that, when an inversion layer is formed in the channel, the electron current

through the channel is protected from a hole current concentration to the cell area near the corner area C, because holes injected from the  $p^+$  layer 1 are extracted to prevent the current concentration.

If the extracting region has a fan or sector shape, when a current of holes from the curved portion of the guard ring area of the corner area C flows toward the cell area, the hole current can be more efficiently extracted. The p region 24 and the contact hole 29 may have an increased dimension either in the X or Y coordinate directions on the plan view. The p regions 24 and 4 may be unified and the contact holes 26 and 29 may also be unified.

Although Examples 1 through 4 described a stripe cell pattern, it can be readily recognized that a cell pattern in the form of a quadrangle, hexagon, octagon, or other polygons will provide the same advantages as described above according to the present invention.

Two or more of the above-described embodiments may be combined to provide a further improved antibreakdown endurance. For example, the third and fourth embodiments include the feature of the second embodiment and can be recognized as a modification of the second embodiment.

The curved portion of the guard ring area may not be an entirely smooth curve but may contain one or more angular edges.

It should also be appreciated that, although Examples 1 to 4 describe an n-channel IGBT, the present invention may also be evenly applied to a p-channel IGBT.

Example 1 may be also applied to a MOSFET having a first semiconductor layer made of an  $n^+$  layer.

#### Claims

1. An insulated gate field effect transistor comprising a semiconductor substrate having one side on which a cell area is composed of a plurality of first wells of a first conductivity type, each of said first wells containing a source region of a second conductivity type, a channel region is defined in the surface portion of said semiconductor substrate adjoining to said source region, a gate electrode is formed, via a gate insulating film, at least over said channel region, a source electrode is in common contact with the respective source regions of said plurality of first wells; said semiconductor substrate having the other side on which a drain electrode is provided; and a current flowing between said source electrode and said drain electrode through said channel being controlled by a voltage applied to said gate electrode; wherein:

a guard ring area is disposed on said one side of said semiconductor substrate so as to surround said cell area; and

said source electrode has an extension connected to a second well of a first conductivity type formed in said one side between said cell area and said guard ring area to provide a by-pass such that, when a current concentration occurs within said guard ring area, the concentrated current is conducted directly to said source electrode in said cell area through said by-pass, thereby preventing said concentrated current from causing a forward biasing between said first wells and said source region.

2. An insulated gate field effect transistor according to claim 1, wherein said source electrode includes a cell portion connected to said source region in said first well and a pad portion connected to an external lead electrode, and said by-pass includes said extension of said cell portion of said source electrode.

3. An insulated gate field effect transistor comprising:

a first semiconductor layer;

a second semiconductor layer of a first conductivity type in contact with said first semiconductor layer;

a third semiconductor layer of a second conductivity type formed in said second semiconductor layer, with a junction between said second semiconductor layer and said third semiconductor layer terminating at a surface of said second semiconductor layer;

a fourth semiconductor layer of the first conductivity type formed in said third semiconductor layer, with a junction between said third semiconductor layer and said fourth semiconductor layer terminating at a surface of said third semiconductor layer;

a gate electrode formed, via a gate insulating film, at least over a channel region provided by a surface of said third semiconductor layer in a portion between said second semiconductor layer and said fourth semiconductor layer;

a source electrode in contact with both said third semiconductor layer and said fourth semiconductor layer;

a drain electrode for supplying a drain current through said first semiconductor layer; and

a plurality of said third semiconductor layers compose a cell area in which said gate electrode is commonly connected to said plu-

ality of said third semiconductor layers; wherein:

a guard ring area is formed between said cell area and a periphery of said second semiconductor layer to provide a band pattern surrounding said cell area; and

said source electrode has an extension connected to a fifth semiconductor layer of the second conductivity type formed between said cell area and said guard ring area to provide a by-pass such that, when a current concentration occurs within said guard ring area, the concentrated current is conducted directly to said source electrode in said cell area through said by-pass, thereby preventing said concentrated current from causing a forward biasing between said first wells and said source region.

4. An insulated gate field effect transistor according to claim 3, wherein said source electrode includes a cell portion connected to said source region in said third semiconductor layer and a pad portion connected to an external lead electrode, and said by-pass includes said extension of said cell portion of said source electrode.

5. An insulated gate field effect transistor comprising:

a first semiconductor layer;

a second semiconductor layer of a first conductivity type in contact with said first semiconductor layer;

a third semiconductor layer of a second conductivity type formed in said second semiconductor layer, with a junction between said second semiconductor layer and said third semiconductor layer terminating at a surface of said second semiconductor layer;

a fourth semiconductor layer of the first conductivity type formed in said third semiconductor layer, with a junction between said third semiconductor layer and said fourth semiconductor layer terminating at a surface of said third semiconductor layer;

a gate electrode formed, via a gate insulating film, at least over a channel region provided by a surface of said third semiconductor layer in a portion between said second semiconductor layer and said fourth semiconductor layer;

a source electrode in contact with both said third semiconductor layer and said fourth semiconductor layer;

a drain electrode for supplying a drain current through said first semiconductor layer; and



a plurality of said third semiconductor layers compose a cell area in which said gate electrode is commonly connected to said plurality of said third semiconductor layers; wherein:

a guard ring area is formed between said cell area and a periphery of said second semiconductor layer to provide a band pattern surrounding said cell area;

a fifth semiconductor layer is formed in a surface of said second semiconductor layer in a portion between said cell area and a curved portion of said guard ring area; and

said source electrode has an extension lying outside said cell area and connected to said fifth semiconductor layer.

6. An insulated gate field effect transistor according to claim 5, wherein said cell area comprises cells in the form of a stripe or polygon.
7. An insulated gate field effect transistor according to claim 5, wherein said curved portion of said guard ring area comprises either a smooth curve or one or more angular edges.
8. An insulated gate field effect transistor according to claim 5, wherein said fifth semiconductor layer is formed outside and surrounding said cell area and a gate electrode lead line and a source electrode lead line are formed on said fifth semiconductor layer.
9. An insulated gate field effect transistor according to claim 5, wherein said fifth semiconductor layer is formed outside and surrounding said cell area and a source electrode lead line is formed on said fifth semiconductor layer.
10. An insulated gate field effect transistor according to claim 5, wherein said fifth semiconductor layer is formed outside and surrounding said cell area and a gate electrode lead line is formed on said fifth semiconductor layer.
11. An insulated gate field effect transistor according to claim 7, wherein, in the vicinity of said curved portion of said guard ring area, a contact between said gate electrode of said cell area and said gate electrode lead line formed on said fifth semiconductor layer and a contact between said extension of said source electrode and said fifth semiconductor layer are alternately disposed.
12. An insulated gate field effect transistor according to claim 5 or 10, wherein, along the entire periphery of said cell area, a contact between

said gate electrode of said cell area and said gate electrode lead line formed on said fifth semiconductor layer and a contact between said extension of said source electrode and said fifth semiconductor layer are alternately disposed.

13. An insulated gate field effect transistor according to any one of claims 5 to 12, wherein, inside said curved portion of said guard ring, between said fifth semiconductor layer and said cell area, a sixth semiconductor layer of the second conductivity type is provided and connected to said source electrode of said cell area.
14. An insulated gate field effect transistor comprising:
  - a first semiconductor layer;
  - a second semiconductor layer of a first conductivity type in contact with said first semiconductor layer;
  - a third semiconductor layer of a second conductivity type formed in said second semiconductor layer, with a junction between said second semiconductor layer and said third semiconductor layer terminating at a surface of said second semiconductor layer;
  - a fourth semiconductor layer of the first conductivity type formed in said third semiconductor layer, with a junction between said third semiconductor layer and said fourth semiconductor layer terminating at a surface of said third semiconductor layer;
  - a gate electrode formed, via a gate insulating film, at least over a channel region provided by a surface of said third semiconductor layer in a portion between said second semiconductor layer and said fourth semiconductor layer;
  - a source electrode in contact with both said third semiconductor layer and said fourth semiconductor layer;
  - a drain electrode for supplying a drain current through said first semiconductor layer; and
  - a plurality of said third semiconductor layers compose a cell area in which said gate electrode is commonly connected to said plurality of said third semiconductor layers; wherein:
    - a guard ring area is formed between said cell area and a periphery of said second semiconductor layer to provide a band pattern surrounding said cell area; and
    - a dummy layer composed of said third semiconductor layer in which said fourth semiconductor layer is not formed in the vicinity of

a curved portion of said guard ring area.

5

10

15

20

25

30

35

40

45

50

55

10

Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig. 6




Fig.7






Fig. 8




Fig.9




Fig.10




Fig.11




Fig.12




Fig.13





Fig.14







(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 671 769 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
06.05.1999 Bulletin 1999/18

(51) Int. Cl.<sup>6</sup>: H01L 29/78, H01L 29/06,  
H01L 29/10

(43) Date of publication A2:  
13.09.1995 Bulletin 1995/37

(21) Application number: 95103519.5

(22) Date of filing: 10.03.1995

(84) Designated Contracting States:  
DE FR IT

(30) Priority: 10.03.1994 JP 39874/94

(71) Applicant: DENSO CORPORATION  
Kariya-City, Aichi-Pref. (JP)

(72) Inventors:  
• Okabe, Naoto  
Chita-gun, Aichi (JP)


• Kato, Naoto  
Kariya-shi, Aichi (JP)

(74) Representative:  
Winter, Brandl, Fürniss, Hübner, Röss,  
Kaiser, Polte, Kindermann  
Partnerschaft  
Patent- und Rechtsanwaltskanzlei  
Patentanwälte, Rechtsanwalt  
Alois-Steinecker-Strasse 22  
85354 Freising (DE)

## (54) Insulated gate field effect transistor

(57) An insulated gate field effect transistor comprising a semiconductor substrate having one side on which a cell area is composed of a plurality of first wells (5) of a first conductivity type, each of the first wells containing a source region (6) of a second conductivity type, a channel region is defined in the surface portion of the semiconductor substrate adjoining to the source region (6), a gate electrode (8) is formed, via a gate insulating film, at least over the channel region, a source electrode (11) is in common contact with the respective source regions of the plurality of first wells; the semiconductor substrate having the other side on which a drain electrode is provided; and a current flowing between the source electrode and the drain electrode through the channel being controlled by a voltage applied to the gate electrode (8); wherein: a guard ring area (5) is disposed on the one side of the semiconductor substrate so as to surround the cell area; and the source electrode has an extension connected to a second well (4) of a second conductivity type formed in the one side between the cell area and the guard ring area to provide a by-pass such that, when a current concentration occurs within the guard ring area, the concentrated current is conducted directly to the source electrode in the cell area through the by-pass, thereby preventing the concentrated current from causing a forward biasing between the first wells and the source region.

Fig.4



EP 0 671 769 A3



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 95 10 3519

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	US 5 196 354 A (OHTAKA SHIGEO ET AL) 23 March 1993	1-10,13	H01L29/78
A	* figures 2A-2C,8 * ---	11,12	H01L29/06
X	US 5 170 241 A (YOSHIMURA KAZUHIRO ET AL) 8 December 1992	1-10	H01L29/10
A	* figures 2A-2C,8 * ---	11,12	
X	PATENT ABSTRACTS OF JAPAN vol. 013, no. 201 (E-757), 12 May 1989 & JP 01 022067 A (TOSHIBA CORP), 25 January 1989 * the whole document *	1-10	
X	US 5 208 471 A (MORI MUTSUHIRO ET AL) 4 May 1993 * figures 2,4 *	14	
A	EP 0 503 605 A (NIPPON DENSO CO) 16 September 1992 * figures 1,2 * -----	1-13	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H01L
The present search report has been drawn up for all claims			
Place of search BERLIN		Date of completion of the search 22 February 1999	Examiner Juhl, A
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EP0 FORM 1503 03 82 (P04C01)



European Patent  
Office

Application Number

EP 95 10 3519

### CLAIMS INCURRING FEES

The present European patent application comprised at the time of filing more than ten claims.

- ☐ Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claim(s):
- ☐ No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.

### LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

see sheet B

- ☒ All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
- ☐ Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:
- ☐ None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:



European Patent  
Office

LACK OF UNITY OF INVENTION  
SHEET B

Application Number  
EP 95 10 3519

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. Claims: 1-13

Insulated gate field effect transistor with guard rings and source extension connected to p-type region.

2. Claim : 14

Insulated gate field effect transistor with guard rings and dummy layer

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 95 10 3519

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

22-02-1999

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5196354	A	23-03-1993	JP	3102876 A	30-04-1991
US 5170241	A	08-12-1992	JP	3180074 A	06-08-1991
US 5208471	A	04-05-1993	JP	2051344 C	10-05-1996
			JP	3012970 A	21-01-1991
			JP	7083125 B	06-09-1995
			JP	2075318 C	25-07-1996
			JP	3105980 A	02-05-1991
			JP	7114280 B	06-12-1995
			US	5262339 A	16-11-1993
EP 0503605	A	16-09-1992	JP	4283968 A	08-10-1992

